## TED STATES PATENT AND TRADEMARK OFFICE

TRANEW?
Application Serial No
Filing Date November 8, 2001
Inventor Keiji Jono et al.
Assignee KMT Semiconductor, LTD and Micron Technology, Inc.
Group Art Unit
Examiner T.F. Tran
Attorney's Docket No
Title: Trench-Isolated Transistors, Trench Isolation Structures, Memory Cells, and DRAMs
(As Amended)

## **RESPONSE TO JANUARY 29, 2003 OFFICE ACTION**

To:

Mail Stop Fee Amendment Commissioner for Patents

P.O. Box 1450

From:

Alexandria, VA 22313-1450

D. Brent Kenady
Tel. 509-624-4276; Fax 509-838-3424
Wells St. John P.S.
601 West First Avenue, Suite 1300
Spokane, WA 99201-3828

Responsive to the Office Action dated January 29, 2003, Applicant amends and remarks as follows:

## **AMENDMENTS**

Underlines indicate insertions and strikeouts indicate deletions.

## In th Title

Methods of Forming an Isolation Trench in a Semiconductor, Methods of Forming an Isolation Trench in a Surface of a Silicon Wafer, Methods of Forming an Isolation Trench-Isolated Transistor, Trench-Isolated Transistor, Trench-Isolated Transistor, Trench-Isolated Transistor, Trench-Isolated Transistors, Trench Isolation Structures, Memory Cells, and DRAMs